By Topic

Standard VHDL analyzer and intermediate representation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
A. Scarpelli ; Inst. of Technol., Wright-Patterson AFB, OH

To research and develop Computer Aided Design (CAD) tools based on VHDL, an analyzer is necessary to translate the source code into an intermediate representation from which back-end tools can be developed. Whether the analyzer is purchased or built, it is secondary to the research, diverting cost and effort from the intended development. The existence of a standard intermediate representation and a freely available VHDL analyzer that translates source code to that representation allows resources to be focused on the productivity enhancing, back-end tools. The SAVANT project provides VHDL researchers with the tools and compatibility to achieve a significant enhancement in the overall effectiveness of basic CAD-in-VHDL research

Published in:

Aerospace and Electronics Conference, 1998. NAECON 1998. Proceedings of the IEEE 1998 National

Date of Conference:

13-17 Jul 1998