By Topic

Schottky-clamped NMOS transistors implemented in a conventional 0.8-μm CMOS process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Feng-Jung Huang ; Dept. of Electr. & Comput. Eng., Florida Univ., Gainesville, FL, USA ; K. K. O

An 0.8-μm n-channel MOSFET with a TiSi2-Si Schottky clamped drain-to-body junction (SCDR) and an n/sup +/ implanted standard source structure have been fabricated in a conventional 0.8-μm salicide CMOS process without any process modifications. The SCDR should be useful for reducing susceptibility for latch-up in integrated CMOS RF power amplifiers and switches where drain to p-substrate junctions can be forward biased during normal operations. Output I-V characteristics of the devices are the same as those of conventional MOSFETs, while parasitic lateral n/sup +/-drain/p-substrate/n/sup +/-source bipolar transistor measurements showed significantly reduced current gains because the Schottky barrier diode which does not inject minority carriers (electrons) to the p-substrate base clamps the n/sup +/ drain-to-p-substrate guard-ring diode connected in parallel.

Published in:

IEEE Electron Device Letters  (Volume:19 ,  Issue: 9 )