By Topic

Analysis of the XC6000 architecture for embedded system design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Weiss, K. ; Forschungszentrum Inf., Karlsruhe Univ., Germany ; Kistner, R. ; Kunzmann, A. ; Rosenstiel, W.

Novel FPGA architectures combined with new implementation methods influence the widespread area of embedded system design. Current research results based on the Global Run Time Reconfiguration (RTR) method show improvements to the functional density of up to 500% in contrast to the widely used Compile Time Reconfiguration (CTR) method. In addition, the RTR method applied to a partial reconfigurable architecture, like Xilinx XC6000, promises further enhancements. This paper analyses different implementation methods in order to exploit the resources of specific FPGA architectures. The development of an ATM diagnostic monitor serves as a realistic application to analyse these methods. We will analyse the differences between the XC4000E/EX and XC6000 FPGA architecture, based on their use of the same CTR implementation method. Additionally: applying Local RTR to XC6000 leads to a further benefit of about 20% in contrast to the CTR method. The evaluation process is based on the FZI internal rapid prototyping environment, which is best suited for sophisticated ATM applications

Published in:

FPGAs for Custom Computing Machines, 1998. Proceedings. IEEE Symposium on

Date of Conference:

15-17 Apr 1998