Close category search window
 

EEPROM transistor fabricated with stacked SiOx LPCVD films

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Calleja, W. ; Dept. de Electron., INAOE, Puebla, Mexico ; Aceves, M. ; Falcony, C.

The key fabrication steps and the write/erase characteristics of a new memory metal-insulator-silicon transistor are presented. The memory cell is composed of a single silicon gate and a stacked SiOx LPCVD film as an active memory film. With this new arrangement, the memory device shows excellent endurance

Published in:
Electronics Letters  (Volume:34 ,  Issue: 13 )

Date of Publication: 25 Jun 1998

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.