Synthesis of critical ASICs with embedded fully concurrent fault resilience

As society has become more reliant on electronics, the need for fault tolerant ICs has increased. This has given rise to a large class of ASICs for which erroneous behavior or unexpected downtime can have costly or even life threatening results. We are proposing the first fully automated approach to concurrent fault identification and reconfiguration in ASICs.