Cart (Loading....) | Create Account
Close category search window
 

Ultra low-voltage digital floating-gate UVMOS (FGUVMOS) circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Berg, Y. ; Dept. of Inf., Oslo Univ., Norway ; Wisland, D.T. ; Lande, T.S. ; Mikkelsen, S.

This paper describes a novel technique for implementing ultra low-voltage/low-power digital circuits. The threshold and supply voltage can be set to desired values while exposing the chip to UV-light. UV-light activated conductances between the power supply-rails and the floating gates are used to program the desired threshold shift in any standard double poly CMOS process. Measured characteristic of a programmed inverter is shown

Published in:

Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on  (Volume:2 )

Date of Conference:

31 May-3 Jun 1998

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.