By Topic

Design of the analog components for a high sampling rate continuous time ΣΔ modulator in 0.4 μm HEMT technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Olmos, A. ; Escola Politecnica, Sao Paulo Univ., Brazil ; Miyashita, T. ; Nihei, M. ; Charry, E.
more authors

The design of the key components for a high sampling rate ΣΔ modulator implemented on a 0.4 μm InGaP-InGaAs HEMT technology is described. The circuit, a 2nd-order continuous-time ΣΔ modulator, has a fully differential architecture including pairs of highly linear V-I converters, high-speed opamps, high-speed 1-bit DAC units, and a new polarity alternating feedback (PAF) comparator. Working at a sampling rate of 4.9 GHz and a signal bandwidth of 100 MHz, the fabricated modulator exhibits 43 dB signal-to-noise ratio (SNR), equivalent to 7.2 bits resolution. The circuit occupies an active area of 0.9 mm2, and dissipates 400 mW from a 3.2 V power supply. Such performance corresponds to the highest sampling rate and lowest power consumption for an oversampled A/D converter in III-V technology known to us

Published in:

Devices, Circuits and Systems, 1998. Proceedings of the 1998 Second IEEE International Caracas Conference on

Date of Conference:

2-4 Mar 1998