By Topic

Fault tolerant design validation through laser fault injection [space-based computing systems]

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Moreno, W.A. ; Center for Microelectron. Res., Univ. of South Florida, Tampa, FL, USA ; Falquez, F.J. ; Saini, N.

Space based real time applications for high end computing systems require that the system not only be extremely reliable but also tolerant to a hierarchy of adverse events generally referred to as faults. At the Center for Microelectronics Research (CMR) of the University of South Florida (USF), laser soft fault injection for fault tolerant design validation research has been carried out. The technique is based on using a thoroughly controlled laser beam into a Very Large Scale Integrated Circuit (VLSIC) which is a component of an operating computer capable of detecting, logging, and correcting a transient fault and then proceeding with its operation. The test vehicle is a 32-bit processor designed for 100% microcircuit fault coverage in addition to concurrent error detection, reporting, logging, and recovery. Of primary interest is the recovery from transient Single Event Upsets (SEU's) caused by high energy particles. The technique has been demonstrated with two different system level series of tests. The first test routine involved the verification of an initial set up and demo test performed at CMR on an early version of the computer which was designed just to verify that the computer detected and logged a hardware error in the register file of the Central Processing Unit (CPU). A second series of test were designed to observe the incrementing of the error count register and the correlation to the number of laser pulses applied. The complete test setup and test validation strategies including samples of test result are presented

Published in:

Devices, Circuits and Systems, 1998. Proceedings of the 1998 Second IEEE International Caracas Conference on

Date of Conference:

2-4 Mar 1998