By Topic

Fast implementation of non-linear filters using FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Woolfries, N. ; Dept. of Electron. & Electr. Eng., Strathclyde Univ., Glasgow, UK ; Lysaght, P. ; Marshall, S. ; Mcgregor, G.
more authors

Most adaptive image and signal processing tasks are performed on specialist digital signal processing chips. These devices are highly optimised for efficient computation of the core multiply and accumulate operations required by current algorithms. Attempts to synthesise these types of algorithms on FPGAs have resulted in few competitive implementations. FPGAs generally fail to realise efficient arithmetic functions except in the most constrained cases such as constant coefficient multipliers. The approach adopted in this paper is based on the use of stack filters that avoid these difficulties by employing logical algorithms that do not rely on any arithmetic functions

Published in:

Non-Linear Signal and Image Processing (Ref. No. 1998/284), IEE Colloquium on

Date of Conference:

22 May 1998