By Topic

Modeling, qualitative analysis, and performance evaluation of the etching area in an IC wafer fabrication system using Petri nets

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Mu Der Jeng ; Dept. of Electr. Eng., Nat. Taiwan Ocean Univ., Keelung, Taiwan ; Xiaolan Xie ; Shih Wei Chou

Integrated circuit (IC) wafer fabrication systems can be characterized as discrete event systems. Petri nets are tools that have been successfully used to model and analyze such systems. This paper reports a project of applying Petri net methodologies to detailed modeling, qualitative analysis, and performance evaluation of the etching area in a real-world IC wafer fabrication system located in Taiwan's Hsinchu Science-Based Industrial Park, To tackle the problem of building a large and complex system model, a synthesis technique is used. The resultant extended net model is checked for important qualitative properties in manufacturing. A simple control policy for deadlock prevention is proposed. To obtain performance measures, simulation is used. The simulation result shows that except a small number of machines, the errors between the simulated and actual utilizations are less than 5%, The validated model can be used to answer many “what-if” questions, such as predicting the maximal throughput and bottleneck machines

Published in:

IEEE Transactions on Semiconductor Manufacturing  (Volume:11 ,  Issue: 3 )