By Topic

A cost-effective three-step hierarchical search block-matching chip for motion estimation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Thou-Ho Chen ; Dept. of Electron. Eng., Nan-Tai Inst. of Technol., Tainan, Taiwan

A dedicated cost-effective chip of a three-step hierarchical search (3SHS) motion estimator to support the NTSC resolution video in real time is proposed. The memory interleaving technique is developed to overcome the 3SHS's inherent problem of complicated data addressing and interconnection due to the variable distance between candidate locations and unpredictable data requirements. Based on a cyclic-pipeline utilization of memory, the memory size and bandwidth requirements can be reduced significantly. With 0.8 μm CMOS technology, the proposed chip requires a die size of 6.9×5.9 mm2 with 120 K transistors, and is able to operate at a clock rate of more than 50 MHz

Published in:

IEEE Journal of Solid-State Circuits  (Volume:33 ,  Issue: 8 )