By Topic

Hierarchical symbolic analysts of large analog circuits with determinant decision diagrams

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Xiangdong Tan ; Dept. of Electr. & Comput. Eng., Iowa Univ., Iowa City, IA, USA ; Shi, C.-J.R.

A new hierarchical approach is proposed for symbolic analysis of large analog circuits. The key idea is to use a graph-based representation, called determinant decision diagram (DDD). To represent the symbolic determinant and cofactors of the MNA matrix for each subcircuit block. By exploiting the inherent sharing and sparsity of symbolic expressions, DDD is capable of representing a huge number of symbolic product terms in a canonical and highly-compact manner. Further, it enables cofactoring and sensitivity computation to be performed with linear time in the size of DDD. Experimental results have demonstrated that our method outperforms the best-known hierarchical symbolic analyzer SCAPP and even numerical simulator SPICE for small-signal AC analysis

Published in:

Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on  (Volume:6 )

Date of Conference:

31 May-3 Jun 1998