By Topic

Two-step current-memory cells with optimal dynamic range for advanced CMOS technologies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Kaiser, A. ; Dept. ISEN, CNRS, Lille, France

Improved two-step current-memory cell architectures employing current conveyors are proposed and compared with conventional ones over a wide range of technologies. Special emphasis is given to the evaluation of performance on very advanced state-of the art CMOS processes and the operation at low supply voltages. Up to 50% power savings can be expected with respect to conventional cells of the same performance

Published in:

Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on  (Volume:1 )

Date of Conference:

31 May-3 Jun 1998