By Topic

Architecture and design methodology of the RBF-DDA neural network

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Aberbour, M. ; ASIM Lab., Univ. Pierre et Marie Curie, Paris, France ; Mehrez, H.

This paper presents a novel implementation of the RBF-DDA (Radial Basis Functions-Dynamic Decay Adjustment) neural network. We investigate the architectural design and the hardware implementation. The features of this design are the possibility of mapping the architecture on different standard cells libraries as well as FPGA's, and mainly its modularization. This is an example which reflects the new trend in design methodologies relying on re-use and IP blocks. Indeed, the architecture is implemented using intensively the module generator and macro-blocks concept. The design is thus readily reusable, flexible and upgradable. The architecture is parameterized in terms of the precision of the data processed by the network and in terms of the size of the network itself (number of neurons). The neural network is used in the classification of the image signatures which are extracted from gray-level images using the Gabor-Morlet wavelets and some data compression schemes. The RBF-DDA approach implements the Probabilistic Neural Network model. The activation function is a Gaussian which models the probability distribution of the categories to be differentiated. In the introduction we briefly describe the whole recognition system and we scan rapidly the hardware implementation experiences. The second section discusses the RBF-DDA algorithm and architecture. Then we present the architecture and the VLSI design methodology of the RBF network. Finally, we present some implementation results

Published in:

Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on  (Volume:3 )

Date of Conference:

31 May-3 Jun 1998