By Topic

Three-dimensional defect sensitivity modeling for open circuits in ULSI structures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
M. K. Kidambi ; Cadence Design Syst. Inc., San Jose, CA, USA ; A. Tyagi ; M. R. Madani ; M. A. Bayoumi

In the last three decades, device feature size has been reduced from ten's of microns to sub-0.5 μm, shaping what is commonly called the ultra large scale integration (ULSI) era. At the same time, there has also been an appreciable decrease in the defect density over these years. While some of the defects have been completely eliminated, many still remain in modem fab lines. In view of the continuing trend of feature size reduction, the three-dimensional (3-D) nature of these defects is likely to have an impact on the functionality of integrated circuit (IC) structures. An open circuit is conventionally modeled as a break in a conductor due to an insulating defect. For 3-D defects and conductors, this physical interpretation of open circuits may not be the most appropriate one. In this paper, we present a parametrized modeling of open circuits for 3-D defects in ULSI processing. In the proposed approach, the maximum allowable increase in a conductor's resistance due to a partially or completely embedded insulating defect is suggested as the criterion for an open circuit. Analytical expressions for ULSI defect sensitivity are then obtained

Published in:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  (Volume:17 ,  Issue: 4 )