By Topic

Neural net implementation on single-chip digital signal processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Mascia, A.H. ; Div. of Electr. & Comput. Eng., Yokohama Nat. Univ., Japan ; Ishii, R.

Madaline rule II (MRII) and back-propagation (BP) algorithms have been implemented on a digital signal processor (DSP). Two kinds of modifications of MRII are proposed: a tree search for the best up-to-two-order combinations of neurons in a randomly chosen layer and an efficient way of setting the desired response value for the least-mean-square (LMS) adaptation of the neurons. A sigmoid table lookup function and some details of the implementation of the BP algorithm are presented. Perceptron span limitations, as the maximum number of neurons per layer, and processing times are given for both systems. This gives a good understanding of the general requirements for the implementation of perceptrons on DSP, such as memory space, data flow, and multiplier functional needs. The training behavior of the BP program on DSP is analyzed with reference to the example of handwritten character recognition. In spite of the low accuracy of DSP floating-point data, the perceptron simulation on DSP shows better results than a C-simulation program on a personal computer

Published in:

Industrial Electronics Society, 1989. IECON '89., 15th Annual Conference of IEEE

Date of Conference:

6-10 Nov 1989