Code Scheduling For Vliw/superscalar Processors With Limited Register Files | IEEE Conference Publication | IEEE Xplore