By Topic

Discrete event system approach for delay fault analysis in digital circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Westerman, G. ; Lexmark Int. Inc., Lexington, KY, USA ; Kumar, R. ; Stroud, C. ; Heath, J.R.

This paper presents the application of discrete event system (DES) techniques to delay fault modeling and analysis. DES is a dynamical system that evolves according to asynchronous occurrence of certain discrete changes, called events. An integrated circuit (chip) may be considered as a discrete event system. DES modeling techniques are used for delay fault analysis of a chip design. This formal analysis technique may help avoid some of the large cost of simulation, DES delay gate models and circuit path delay models are developed as well as algorithms that provide design testability evaluation and robust delay fault test generation

Published in:

American Control Conference, 1998. Proceedings of the 1998  (Volume:1 )

Date of Conference:

21-26 Jun 1998