By Topic

A VLSI architecture design with lower hardware cost and less memory for separable 2-D discrete wavelet transform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ming-hwa Sheu ; Dept. of Electron. Eng., Nat. Yunlin Univ. of Sci. & Technol., China ; Ming-Der Shieh ; Sheng-Wel Liu

This paper presents an efficient architecture for 2-D image decomposition of discrete wavelet transform. Our design approach reduces the transpose storage size and hardware cost efficiently, based on the input data reuse methodology and fully parallel pipelined architecture. The main characteristics of this architecture include: (1) lower hardware cost; (2) smaller transpose storage size; (3) shorter latency; (4) suitable VLSI implementation. Finally, all components in our architecture are simulated based on the accuracy requirement and realized as a single chip physically. The chip area is about 7600*8400 um2 and its working frequency is 25 MHz

Published in:

Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on  (Volume:5 )

Date of Conference:

31 May-3 Jun 1998