Close category search window
 

Design of very low-sensitivity and low-noise recursive digital filters using a cascade of low-order wave lattice filters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yli-Kaakinen, J. ; Signal Process. Lab., Tampere Univ. of Technol., Finland ; Saramaki, T.

One of the best structures for implementing recursive digital filters are the wave lattice filters (parallel connections of two allpass filters). They are characterized by many attractive properties, such as a reasonably low coefficient sensitivity, a low roundoff noise level, and the absence of parasitic oscillations. The main drawback is that if the stopband attenuation is very high, then many bits are required for the coefficient representation. In order to get around this problem, a structure consisting of a cascade of wave lattice filters is introduced in this paper. The main advantage of the proposed structure compared to the direct wave lattice filter is that the poles for the new structure are further away from the unit circle. This means that the number of bits required for the data and coefficient representations are significantly reduced compared to the direct wave lattice filters. The price paid for these reductions is a slight increase in the overall filter order. By properly selecting the number of wave lattice filters and optimizing them, their coefficients can be implemented by a few powers-of-two. Filters of this kind are very attractive in VLSI implementations where a general multiplier is very costly

Published in:
Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on  (Volume:5 )

Date of Conference: 31 May-3 Jun 1998

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.