By Topic

A 32 bit GaAs asynchronous serial data transmitter and receiver chip set for parallel data processing systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ogawa, Y. ; Oki Electr. Ind. Co. Ltd., Tokyo, Japan ; Mori, H. ; Yoshimura, K. ; Kawakami, Y.

A 32-b GaAs asynchronous serial data transmitter and receiver chip set has been developed for parallel data processing systems. The chip set has asynchronous parallel data inputs, a framing circuit, and a parity checker for reliable data transmission and easy data handling. The operating speed of the chip set is up to 500 Mb/s. The transmitter and receiver chips contain 1300 gates and 1400 gates, respectively. Power dissipations of both chips were as low as 1 W. Each chip is 4.4 mm*2.8 mm. The chip set was fabricated using 1- mu m W-Al gate self-aligned MESFETs with a high yield.<>

Published in:

Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 1989. Technical Digest 1989., 11th Annual

Date of Conference:

22-25 Oct. 1989