Cart (Loading....) | Create Account
Close category search window
 

Multithreading in systolic/SIMD DSP processor arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Sernec, R. ; BIA, Ljubljana, Slovenia ; Zajc, M. ; Tasic, J.F.

Systolic arrays are efficient parallel computing structures used in digital signal processing, for solving linear algebra algorithms and other problems. The throughput of systolic arrays is bounded by “systolic cycle” length, which depends on the number of operations performed by each processing element within array. Multithreading can enhance the throughput of systolic array by interleaving independent data threads on the array thus eliminating various hazards within processing elements. We take three algorithms as a case study to show that significant speedups are possible, up to nine for four threads running simultaneously

Published in:

Electrotechnical Conference, 1998. MELECON 98., 9th Mediterranean  (Volume:1 )

Date of Conference:

18-20 May 1998

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.