By Topic

3D stacked Si CMOS VLSI smart pixels using through-Si optoelectronic interconnections

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Bond, S.W. ; Sch. of Electr. Eng., Georgia Inst. of Technol., Atlanta, GA, USA ; Jung, S. ; Vendier, O. ; Brooke, M.A.
more authors

We have presented the first demonstration of an optically interconnected three dimensional smart pixel system connecting three stacked layers of Si CMOS VLSI circuitry. We have demonstrated vertical optical communication between three CMOS circuit layers with operation speeds up to 1 Mbps. This system demonstrates the viability of implementing optical interconnections for scalable 3D interconnection systems for ultra-smart pixel applications.

Published in:

Broadband Optical Networks and Technologies: An Emerging Reality/Optical MEMS/Smart Pixels/Organic Optics and Optoelectronics. 1998 IEEE/LEOS Summer Topical Meetings

Date of Conference:

20-24 July 1998