Close category search window
 

Analyses of flip chip bumps and solder joints for six sigma manufacturing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Wolverton, M. ; Raytheon Electron., Dallas, TX, USA ; Chan, Y.W. ; Baughn, T.

The manufacture of six sigma quality high density interconnects by use of tin-lead solder flip chip bumps has prompted the application of computational analysis tools to assist in establishing the significance of variations of the bumps. Analytical model results and finite element predictions of solder joint geometry were compared to measured data. The solder geometric data and independently established component and substrate warpage were combined to calculate interconnect manufacturability

Published in:
Thermal and Thermomechanical Phenomena in Electronic Systems, 1998. ITHERM '98. The Sixth Intersociety Conference on

Date of Conference: 27-30 May 1998

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.