By Topic

A 1.5 GOPS analog CMOS array processor with integrated optical image acquisition for position encoding applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
T. N. Blalock ; Hewlett-Packard Labs., Palo Alto, CA, USA ; R. A. Baumgartner ; T. Hornak

An analog CMOS IC performs 2-D image cross-correlations to facilitate optical navigation across low contrast surfaces, such as paper. The chip includes a 25 K frames/second 34/spl times/68 active pixel photo-receiver array for capture of optical navigation reference images. Each active pixel utilizes an embedded feedback loop to maintain adequate transient response. Low spatial frequency illumination and photocell sensitivity variations are removed from the image data with local difference computation circuits as each row of image data is transferred out of the photo-receiver array. The captured images are transferred to a 32/spl times/64 array of analog signal processing cells which perform a series of nearest-neighbor 2-D cross-correlations between a previously stored image and the most recently acquired comparison image. The computation array also includes means for moving a stored reference image within the array to improve long range encoding accuracy. The correlation results are passed to an off-chip controller for translation into relative motion data.

Published in:

VLSI Circuits, 1998. Digest of Technical Papers. 1998 Symposium on

Date of Conference:

11-13 June 1998