Cart (Loading....) | Create Account
Close category search window

A 2.5 V, 2.0 GByte/s packet-based SDRAM with a 1.0 Gbps/pin interface

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

13 Author(s)
Kim, C. ; Memory Div., Samsung Electron. Co. Ltd., Kyungi, South Korea ; Kyung, K.-H. ; Jeong, W.-P. ; Kim, J.-S.
more authors

A 2.5 V, 72 Mbit packet protocol based SDRAM (PSDRAM) achieving a peak bandwidth of 2.0 GByte/s has been developed with a 0.23 /spl mu/m twin-well, 4-poly, 2-metal CMOS process. An internal Vcc of 2.0 V and V/sub term/ of 1.8 V with 0.8 V signal swing are used in the array to reduce the sensing power and I/O switching power, respectively. The total maximum chip power consumption of 1.80 W, including the average I/O switching power of 0.25 W, has been achieved when internal 16 banks are interleavingly operated with 20 ns interval commands at 2.0 GByte/s, Vcc=2.7 V, and T=25/spl deg/C.

Published in:

VLSI Circuits, 1998. Digest of Technical Papers. 1998 Symposium on

Date of Conference:

11-13 June 1998

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.