By Topic

A compact ring delay line for high speed synchronous DRAM

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Seong-Jin Jang ; Design Dept., LG Semicon Co. Ltd., Seoul, South Korea ; Seong-Ho Han ; Chang-Sun Kim ; Young-Hyun Jun
more authors

We proposed a compact delay line scheme, ring delay line (RDL). It has a ring topology instead of linear one. The ring time-to-digital converter (TDC) works with wide range of operating frequencies with the help of a shift register. Since the silicon area of ring TDC is negligible, RDL consumes about half of the other linear delay line's area. Its locking time is found to be 2 clock cycles and operating current is less than 1 mA.

Published in:

VLSI Circuits, 1998. Digest of Technical Papers. 1998 Symposium on

Date of Conference:

11-13 June 1998