Skip to Main Content
We proposed a compact delay line scheme, ring delay line (RDL). It has a ring topology instead of linear one. The ring time-to-digital converter (TDC) works with wide range of operating frequencies with the help of a shift register. Since the silicon area of ring TDC is negligible, RDL consumes about half of the other linear delay line's area. Its locking time is found to be 2 clock cycles and operating current is less than 1 mA.