By Topic

Fast cycle RAM (FCRAM); a 20-ns random row access, pipe-lined operating DRAM

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

13 Author(s)
Sato, Y. ; Fujitsu Labs. Ltd., Kawasaki, Japan ; Suzuki, T. ; Aikawa, T. ; Fujioka, S.
more authors

We propose an ultra-high speed 64-Mbit DRAM, with a random address access time (tRAC) of 26 ns and an address cycle time (tRC) of 20 ns. This memory was built on fundamental changes in the operating concept of DRAMs. The key technologies are described below. (1) Non-address multiplex: this enables minimization of timing lag between the row side and the column side circuitry by adding a timing generator to the chip. This is unlike usual DRAMs in which timings are controlled externally by a CAS clock. The activated block size can be much smaller than usual. Sensing and restore functions are performed by separate circuits, allowing for a minimum delay in the data path. (2) Pipelined operation in RAS circuitry: the DRAM core automatically goes into a reset state after sense/restore operation. After sending data to the output stage, the next row or word line can be driven without any time lag, while the previous data is in the output stage. As a result, the next address can be applied in 20 ns, even for the same bank. Data I/O of this RAM is comprised of a 64-bit parallel port, resulting in 3.2 Gb/s bandwidth even in the random address access mode.

Published in:

VLSI Circuits, 1998. Digest of Technical Papers. 1998 Symposium on

Date of Conference:

11-13 June 1998