By Topic

Dynamic Stress Modeling on Wafer Thinning Process and Reliability Analysis for TSV Wafer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Fa Xing Che ; Inst. of Microelectron., Agency for Sci., Technol. & Res., Singapore, Singapore

Through-silicon-via (TSV) technology permits devices to be placed in the third dimension. Currently, there is a strong motivation for the semiconductor industry to move to 3-D integration using the TSV approach due to its many advantages. However, there are some challenges for TSV wafer processes. One of the challenges is TSV wafer thinning process (WTP). In this paper, a dynamic finite element modeling methodology was established and used to study the TSV WTP-induced wafer stress. It was found that wafer surface roughness, TSV wafer thickness, bonding/debonding material, and TSV feature size have impact on TSV wafer stress under the TSV WTP. The impact of wafer thinning-induced stress on mobility change was also discussed in this paper.

Published in:

Components, Packaging and Manufacturing Technology, IEEE Transactions on  (Volume:4 ,  Issue: 9 )