By Topic

A 45 Mb/s high speed performance monitoring chip for digital transmission system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)

A 45-Mb/s DS-3 performance monitoring chip, the PM45M, has been designed and simulated using a 1.5-μm-channel-length BiMOS process with 6000 equivalent gates. A discussion is presented of special features, function architecture, design strategies and tradeoffs involved at the various stages in the design of the VLSI (very-large-scale integration) chip. With a full complement of monitoring features and sophisticated performance parameters, the chip is very flexible and easy to use

Published in:

VLSI Technology, Systems and Applications, 1989. Proceedings of Technical Papers. 1989 International Symposium on

Date of Conference:

17-19 May 1989