A 45 Mb/s high speed performance monitoring chip for digital transmission system

A 45-Mb/s DS-3 performance monitoring chip, the PM45M, has been designed and simulated using a 1.5- mu m-channel-length BiMOS process with 6000 equivalent gates. A discussion is presented of special features, function architecture, design strategies and tradeoffs involved at the various stages in the design of the VLSI (very-large-scale integration) chip. With a full complement of monitoring features and sophisticated performance parameters, the chip is very flexible and easy to use.<
>