Cart (Loading....) | Create Account
Close category search window
 

A methodology to study lateral parasitic transistors in CMOS technologies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

This work concerns the development of a methodology specially devoted to lateral parasitic transistors that limit the total dose hardness of CMOS technologies. This methodology is based on i) the irradiation of standard NMOS transistors followed by ii) isochronal annealing measurements to determine energetic spectra of the field oxide trapped charge. Post irradiation effects have been evaluated through additional isothermal annealing experiments at 75°C which are consistent with isochronal results. We propose a test procedure which allows to determine physical parameters helpful to improve comparison and qualification Of CMOS commercial technologies

Published in:

Nuclear Science, IEEE Transactions on  (Volume:45 ,  Issue: 3 )

Date of Publication:

Jun 1998

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.