Scheduling blocks of hierarchical compiled simulation of combinational circuits | IEEE Journals & Magazine | IEEE Xplore