By Topic

Channel allocation, power budget and bit error rate in hierarchical optical ring interconnection network (HORN)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jones, T.S. ; Dept. of Electr. & Comput. Eng., Arizona Univ., Tucson, AZ, USA ; Louri, A.

Recent advances in computer processing speeds have resulted in a parallel processing environment in which the interconnection networks (INs) themselves are the limiting factor in terms of performance. Larger and faster INs can be implemented optically subject to the current limitation in the number of wavelengths imposed by optical switch and filter technology if the INs are arranged hierarchically, i.e. if the processing nodes are arranged in clusters and these clusters are connected together special routing nodes at one or more higher levels. HORN uses optically connected rings as the basic building blocks and connects these rings using an optical tree. Three key issues facing HORN are addressed in this paper: dynamic channel allocation (DCA), optical power budget (OPE) and bit error rate (BER). Four approaches to DCA are evaluated and a design trade-off is performed between them. The first two are taken from the literature while the last two are proposed here and exploit the multiple paths available in a hierarchical network. The evaluation of OPE and BER shows that HORN is feasible and practical when optical amplification is used at the initial signal insertion point for transmissions at higher levels in the hierarchy

Published in:

Massively Parallel Processing, 1998. Proceedings. Fifth International Conference on

Date of Conference:

15-17 Jun 1998