By Topic

A Josephson ternary memory circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

A novel ternary logic memory circuit using Josephson junctions is described. The principle of the ternary memory circuit proposed here is based on the persistent circulating current in the superconducting loop in the clockwise and the counter clockwise directions. As the gate for writing and reading operation of the memory, the three-junction SQUID and the JCTL which is constructed by combination of two two-junction SQUIDs are used. In order to develop the memory circuit, we have made the simulations to determine the most suitable circuit parameters to the memory cell and then fabricated the circuit based on 2 μm minimum line width technology. The simulation results show satisfactory operations of the memory circuit, which agree well with the experiment results. The advantages of the proposed memory circuit are capability of high speed computation, low power consumption and very simple construction with less number of elements due to the ternary operation

Published in:

Multiple-Valued Logic, 1998. Proceedings. 1998 28th IEEE International Symposium on

Date of Conference:

27-29 May 1998