By Topic

ANT-on-YARDS: FPGA/MPU hybrid architecture for telecommunication data processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Tsutsui, A. ; NTT Opt. Network Syst. Labs., Kanagawa, Japan ; Miyazaki, T.

This paper presents a novel system architecture that combines tightly coupled field programmable gate arrays (FPGA's) and a microprocessing unit (MPU) that we have developed. This system architecture comprises three main programmable devices which yield high flexibility. These devices are a reduced instruction set computer (RISC)-type MPU with memories, programmable interconnection devices, and FPGA's. This system supports various styles of coupling between the FPGA's and the MPU which makes several data processing operations more effective. Furthermore, we indicate the most suitable applications for the system. They are telecommunication data processes involving complex protocol operations and network control algorithms. In this paper, two applications of the system are given. One is for operation, administration, and management (OAM) cell processing on an asynchronous transfer mode (ATM) network. The other is a dynamic remote reconfiguration protocol that enables the functions of the transport data processing system to be updated or changed on-line.

Published in:

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on  (Volume:6 ,  Issue: 2 )