By Topic

Advanced ATM switching system hardware technology using MCM-D, stacking RAM microprocessor module

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yamanaka, N. ; NTT Network Service Syst. Labs., Tokyo, Japan ; Kawamura, T. ; Kaizu, K. ; Harada, A.

This paper describes newly developed advanced ATM switching system hardware structures based on MCM-D microprocessor modules. The Si-substrate MCM-D technology which integrates microprocessor, interface control and peripheral control custom VLSIs, high-speed SRAMs, and FPGAs is employed. An MCM-D microprocessor module is realized by combining a Motorola 68030, high-performance ASICs, and high-speed SRAM caches. This is made possible by high density packaging and high-speed 4M-byte with parity cache using 25 ns access to 4-Mbit of SRAM memory. The MCM employs 12 SRAMs, possible with the stacked RAM technique, to reduce the module size by 7/8 compared to conventional surface mounting modules. This microprocessor module technology and MCM technology will advance the development of practical B-ISDN ATM switching systems

Published in:

Electronic Components & Technology Conference, 1998. 48th IEEE

Date of Conference:

25-28 May 1998