By Topic

Signal flow graph in loop gain analysis of DC-DC PWM CCM switching converters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Wing-Hung Ki ; Dept. of Electr. & Electron. Eng., Hong Kong Univ. of Sci. & Technol., Clear Water Bay, Hong Kong

A systematic and unified method using the signal flow graph (SFG) technique is presented in analyzing dc-dc pulsewidth modulated (PWM) switch mode power converters (SMPC's) operating in the continuous conduction mode (CCM). Loop gains for single and multiloop systems are reviewed. The SFG of the converter is then generated from the perturbed state-space averaged (SSA) equations, and the characteristic polynomial of the system is computed. By grouping terms associated with the gain of the error amplifier as the numerator, a unique definition of system loop gain is introduced, and locations for breaking the loop are discussed. System loop gains for both voltage- and current-programming converters with either trailing- or leading-edge modulation are derived. It is shown that for a SMPC, the loop gain measured by an analog injection method is the system loop gain, which determines the stability of the converter

Published in:

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications  (Volume:45 ,  Issue: 6 )