Referenced Items are not available for this document.
Multi FPGA systems are mainly composed of programmable logic devices and external memory. Up to date FPGAs also contain embedded static RAMs, which have shorter access time than the external SRAMs. The paper presents a dataflow oriented algorithm that makes use of the small embedded memories as local caches for data processing. The algorithm offers a high level of parallelism and efficient use of processing resources. This is done in the context of hardware-software co-design. The objective is to automatically implement parts of C code requiring high processing rates on a reconfigurable system. An example of implementation on a 400 Kgates 8 Mbytes multi FPGA system is described
Published in:
Rapid System Prototyping, 1998. Proceedings. 1998 Ninth International Workshop on
Date of Conference: 3-5 Jun 1998
- Page(s):
- 207 - 211
- Meeting Date :
- 03 Jun 1998-05 Jun 1998
- ISSN :
- 1074-6005
- Print ISBN:
- 0-8186-8479-8
- INSPEC Accession Number:
- 5953482
- Conference Location :
- Leuven
- Digital Object Identifier :
- 10.1109/IWRSP.1998.676693
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
