By Topic

Process and Circuit Optimization for Power Reduction Using DDC Transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Kidd, D. ; SuVolta, Los Gatos, CA, USA

The Deeply Depleted Channel (DDC) transistor architecture offers 2 to 3 times improvement in body coefficient and 60 percent improvement in local mismatch in 55-nm technology, extending design techniques such as body biasing with voltage scaling to more recent technology nodes. This article presents a body bias architecture for adaptive correction of manufacturing variation, with less than 0.5 percent area penalty for the bias generators. Process monitors with digital readout independently detect p-channel MOS (PMOS) and n-channel MOS (NMOS) process windows. Fujitsu Semiconductor Limited offers DDC technology in its CS250S 55-nm production qualified process, and is currently in production with its first DDC product, a seventh-generation Milbeaut digital-camera processor that performs at twice the performance of the previous generation with 30 percent less power.

Published in:

Micro, IEEE  (Volume:34 ,  Issue: 2 )