By Topic

Datapath layout optimisation using genetic algorithm and simulated annealing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yim, J.-S. ; Dept. of Electr. Eng., Korea Adv. Inst. of Sci. & Technol., Seoul, South Korea ; Kyung, C.M.

The paper deals with the minimisation of the track density and the interconnection delay in the design of a high-performance compact datapath. The authors applied a hybrid approach of genetic algorithm (GA) and simulated annealing (SA) to determine the optimal datapath element ordering to minimise both the track density and the wire length. To improve the computation speed, they used the datapath-specific genetic operators. Experimental results for the `real-world' microprocessor examples show that the GA/SA hybrid approach outperforms the existing genetic approaches and gives similar results to simulated annealing with much less computation time

Published in:

Computers and Digital Techniques, IEE Proceedings -  (Volume:145 ,  Issue: 2 )