By Topic

Dynamic digital integrated circuit testing using oscillation-test method

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Arabi, K. ; Opmaxx Inc., Beaverton, OR ; Ihs, H. ; Dufaza, C. ; Kaminska, B.

A new technique to deal with simultaneous testing of delay and stuck-at faults in digital integrated circuits is proposed. It consists of sensitising a path in the digital circuit under test and then incorporating it in a ring oscillator to test for delay and stuck-at faults in the path. This procedure should be exercised for all, or at least critical paths in the circuit. This test technique can be used along with scan techniques or implemented as a complete built-in self-test solution

Published in:

Electronics Letters  (Volume:34 ,  Issue: 8 )