By Topic

Four-quadrant analogue CMOS multiplier cell for VLSI signal and information processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Lau, K.T. ; Sch. of Electr. & Electron. Eng., Nanyang Technol. Univ., Singapore ; Lee, S.T. ; Ong, V.

A CMOS four-quadrant analogue multiplier cell for VLSI signal and information processing based on a transconductor and associated circuitry to cancel nonidealities is presented. It is designed to operate in the triode region. This multiplier is modular, has a large dynamic input range, high linearity, low power dissipation and can provide either a differential output current or voltage. The design was fabricated using a 1.2 μm CMOS process. Simulation and experimental results are presented and discussed

Published in:

Circuits, Devices and Systems, IEE Proceedings -  (Volume:145 ,  Issue: 2 )