By Topic

GA-based design of multiplierless 2-D state-space digital filters with low roundoff noise

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Lee, Y.H. ; Graduate Sch. of Inf. Scis., Tohoku Univ., Sendai, Japan ; Kawamata, M. ; Higuchi, T.

A new design method for multiplierless two-dimensional (2-D) state-space digital filters (SSDFs) with very low roundoff noise is presented. To eliminate multipliers in the hardware implementation, multiplierless 2-D SSDFs are designed under the constraint that all coefficients are expressed as one or two powers-of-two terms. They are attractive for low-cost implementation and high-speed operation. In addition, they can also perform highly accurate 2 D digital filtering because of very low roundoff noise. A combinatorial optimisation method based on a genetic algorithm (GA) is given to determine the coefficients. A stability test routine is also embedded in the GA-based design procedure to ensure the stability of the resultant multiplierless SSDFs. The proposed method can design multiplierless 2-D SSDFs not only with small approximation error but also with almost minimum roundoff noise. In addition they require fewer computational volume than 2-D SSDFs designed in a continuous coefficient space. For 16-bit words, the designed multiplierless 2-D SSDFs can be implemented with 24%, of the computational volume of 2-D SSDFs with real multipliers. The effectiveness of the proposed methods is demonstrated by two design examples

Published in:

Circuits, Devices and Systems, IEE Proceedings -  (Volume:145 ,  Issue: 2 )