Cart (Loading....) | Create Account
Close category search window
 

Systolic array implementation of block LMS algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yoshida, T. ; Dept. of Commun. Eng., Osaka Univ., Japan ; Liguni, Y. ; Maeda, H.

The authors derive the systolic array implementation of the block LMS algorithm, consisting of N processing elements, where N is the filter order. The resulting array attains an order-independent sampling rate. Computer simulation results show that the block LMS algorithm is faster than the delayed LMS algorithm, which has previously been implemented on systolic arrays

Published in:

Electronics Letters  (Volume:34 ,  Issue: 7 )

Date of Publication:

2 Apr 1998

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.