By Topic

Current Reference Pre-Charging Techniques for Low-Power Zero-Crossing Pipeline-SAR ADCs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kuppambatti, J. ; Dept. of Electr. Eng., Columbia Univ., New York, NY, USA ; Kinget, P.R.

Current pre-charging techniques are introduced to generate the reference in MDACs of pipeline ADCs. They are specifically applied to zero-crossing-based (ZCB) pipeline-SAR ADCs in this paper. The proposed reference pre-charge technique relaxes power and area requirements for reference voltage generation and distribution in ZCB Pipeline ADCs, by eliminating power-hungry low-impedance reference voltage buffers. Dynamic reference loading (DRL), a variant of current reference pre-charging, is further proposed to reduce the loading due to the reference capacitors leading to improvements in the ADC noise performance. A proof-of-principle reference pre-charged DRL ZCB Pipelined-SAR ADC, implemented in 65 nm CMOS, shows an SFDR/SNR/SNDR of 77 dB/70 dB/66 dB at 25 MHz, while consuming 4.8 mW at 50 MS/s for an FOM of 57 fJ/step. The ADC does not require any additional power and/or area for reference voltage generation and distribution.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:49 ,  Issue: 3 )