By Topic

A 4.25 Gb/s CMOS fiber channel transceiver with asynchronous binary tree-type demultiplexer and frequency conversion architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
M. Fukaishi ; NEC Corp., Kanagawa, Japan ; K. Nakamura ; M. Sato ; Y. Tsulsui
more authors

A single-chip 4.25 Gb/s 32:1, 1:32 transceiver, meeting the emerging ANSI fiber channel (FC) standard, uses 0.25 /spl mu/m CMOS technology. To achieve 4.25 Gb/s operation, the features include: 1) an asynchronous tree-type 1:8 demultiplexer (DEMUX), 2) an 8 b to 10 b parallel-to-parallel frequency converter, and 3) comma-detection and word-alignment logic. The transceiver consumes 600 mW in 4.25 Gb/s operation with a 2.5 V supply. Higher-speed operation that that of a previous CMOS FC design is achieved.

Published in:

Solid-State Circuits Conference, 1998. Digest of Technical Papers. 1998 IEEE International

Date of Conference:

5-7 Feb. 1998