By Topic

Passive Multiport RC Model Extraction for Through Silicon Via Interconnects in 3-D ICs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
A. Ege Engin ; Dept. of Electr. & Comput. Eng., San Diego State Univ., San Diego, CA, USA

Parasitic RC behavior of VLSI interconnects has been the major bottleneck in terms of latency and power consumption of ICs. Recent 3-D ICs promise to reduce the parasitic RC effect by making use of through silicon vias (TSVs). It is therefore essential to extract the RC model of TSVs to assess their promise. Unlike interconnects on metal layers, TSVs exhibit slow-wave and dielectric quasi-transverse-electromagnetic modes due to the coupling to the semiconducting substrate. This TSV behavior can be simulated using analytical methods, 2-D/3-D quasi-static simulators, or 3-D full-wave electromagnetic simulators. This paper describes a methodology to extract parasitic RC models from such simulation data for interconnects in a 3-D IC.

Published in:

IEEE Transactions on Electromagnetic Compatibility  (Volume:56 ,  Issue: 3 )