By Topic

A high-throughput FPGA architecture for parallel connected components analysis based on label reuse

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Klaiber, M.J. ; Inst. for Parallel & Distrib. Syst., Univ. of Stuttgart, Stuttgart, Germany ; Bailey, D.G. ; Ahmed, S. ; Baroud, Y.
more authors

A memory efficient architecture for single-pass connected components analysis suited for high throughput embedded image processing systems is proposed which achieves a high throughput by partitioning the image into several vertical slices processed in parallel. The low latency of the architecture allows reuse of labels associated with the image objects. This reduces the amount of memory by a factor of more than 5 compared to previous work. This is significant, since memory is a critical resource in embedded image processing on FPGAs.

Published in:

Field-Programmable Technology (FPT), 2013 International Conference on

Date of Conference:

9-11 Dec. 2013