By Topic

Biochip Synthesis and Dynamic Error Recovery for Sample Preparation Using Digital Microfluidics

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yi-Ling Hsieh ; Dept. of Comput. Sci. & Inf. Eng., Nat. Cheng Kung Univ., Tainan, Taiwan ; Tsung-Yi Ho ; Chakrabarty, K.

Recent advances in digital microfluidic biochips have led to a promising future for miniaturized laboratories, with the associated advantages of high sensitivity and reconfigurability. Since sample preparation plays an important front-end role in assays and laboratories in biochemical applications, and most of the analysis time is associated with sample collection, transportation, and preparation, it is important to minimize the time required for this key step in bioassays. Moreover, it is also critical to ensure the correctness of intermediate steps and recover from errors efficiently during sample preparation. We describe an optimization algorithm and the associated chip design method for sample preparation, including architectural synthesis and layout synthesis. We also present the first dynamic error recovery procedure for use during sample preparation. The proposed algorithm is evaluated on both real-life biochemical applications and synthetic test cases to demonstrate its effectiveness and efficiency. Compared to prior work, the proposed algorithm can achieve up to 50% reduction in sample preparation time, and the optimized chip layout can achieve over 40% reduction in sample preparation time.

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:33 ,  Issue: 2 )