By Topic

The effect of copper contamination on field overlap edges and perimeter junction leakage current

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Vermeire, B. ; Dept. of Electr. & Comput. Eng., Arizona Univ., Tucson, AZ, USA ; Lee, L. ; Parks, H.G.

This work demonstrates that copper contamination present on pre gate-oxidation silicon surfaces results in yield and reliability problems particularly at field overlap edges. Similarly, the junction leakage current associated with the junction perimeter dominates the total leakage current. These detrimental device effects are shown to be caused by copper that is present close to the silicon surface even after thermal processing. Because field overlap and junction perimeter defects become relatively more important when the critical dimensions of circuits are scaled to smaller sizes, they dominate yield loss of high-density circuits, magnifying their importance for future technology generations

Published in:

Semiconductor Manufacturing, IEEE Transactions on  (Volume:11 ,  Issue: 2 )